

*ICL7135* 

4<sup>1</sup>/<sub>2</sub> Digit, **BCD Output, A/D Converter** 

August 1997

## **Features**

- Accuracy Guaranteed to ±1 Count Over Entire ±20000 Counts (2.0000V Full Scale)
- Guaranteed Zero Reading for 0V Input
- 1pA Typical Input Leakage Current
- True Differential Input
- True Polarity at Zero Count for Precise Null Detection
- Single Reference Voltage Required
- Overrange and Underrange Signals Available for **Auto-Range Capability**
- All Outputs TTL Compatible
- Blinking Outputs Gives Visual Indication of Overrange
- Six Auxiliary Inputs/Outputs are Available for Interfacing to UARTs, Microprocessors, or Other Circuitry
- Multiplexed BCD Outputs

# Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.	
ICL7135CPI	0 to 70	28 Ld PDIP	E28.6	

## Description

The Intersil ICL7135 precision A/D converter, with its multiplexed BCD output and digit drivers, combines dual-slope conversion reliability with ±1 in 20,000 count accuracy and is ideally suited for the visual display DVM/DPM market. The 2.0000V full scale capability, auto-zero, and auto-polarity are combined with true ratiometric operation, almost ideal differential linearity and true differential input. All necessary active devices are contained on a single CMOS IC, with the exception of display drivers, reference, and a clock.

The ICL7135 brings together an unprecedented combination of high accuracy, versatility, and true economy. It features auto-zero to less than  $10\mu V$ , zero drift of less than  $1\mu V/^{\circ}C$ , input bias current of 10pA (Max), and rollover error of less than one count. The versatility of multiplexed BCD outputs is increased by the addition of several pins which allow it to operate in more sophisticated systems. These include STROBE, OVERRANGE, UNDERRANGE, RUN/HOLD and BUSY lines, making it possible to interface the circuit to a microprocessor or UART.

#### **Pinout**

**TOP VIEW** 28 UNDERRANGE REFERENCE 2 27 OVERRANGE ANALOG COMMON 26 STROBE INT OUT 4 25 R/H 24 **DIGITAL GND** AZ IN 23 POL **BUFF OUT REF CAP -**22 CLOCK IN 21 BUSY **REF CAP +** (LSD) D1 IN LO 20 IN HI 19 D2 18 D3 17 D4 (MSD) D5 12

ICL7135 (PDIP)

5-5

16 (MSB) B8 15 B4

(LSB) B1 13

B2 14

# Typical Application Schematic SET $V_{REF} = 1.000V_{7}$ CLOCK IN 120kHz V<sub>REF</sub> IN **O**- $\textbf{100k}\Omega$ ANALOG o **27**Ω **—0.47**μF ANODE DRIVER TRANSISTORS 0٧ DISPLAY 100 $k\Omega$ 7 23 **100k**Ω $\textbf{1}\mu\textbf{F}$ ICL7135 **≸**100K SIGNAL INPUT 20 **0.1**μ**F** 19 18 +5V **○**-17 16 SEVEN SEG. DECODE 15

#### 

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTES:


- 1. Input voltages may exceed the supply voltages provided the input current is limited to  $+100\mu A$ .
- 2.  $\theta_{JA}$  is measured with the component mounted on an evaluation PC board in free air.

## **Electrical Specifications** V+ = +5V, V- = -5V, T<sub>A</sub> = 25°C, f<sub>CLK</sub> Set for 3 Readings/s, Unless Otherwise Specified

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS		
ANALOG (Notes 3, 4)							
Zero Input Reading	$V_{IN} = 0V, V_{REF} = 1.000V$	-00000	+00000	+00000	Counts		
Ratiometric Error (Note 4)	$V_{IN} = V_{REF} = 1.000V$	-3	-1	0	Counts		
Linearity Over ± Full Scale (Error of Reading from Best Straight Line)	$-2V \le V_{IN} \le +2V$	-	0.5	1	LSB		
Differential Linearity (Difference Between Worse Case Step of Adjacent Counts and Ideal Step)	-2V ≤ V <sub>IN</sub> ≤ +2V	-	0.01	-	LSB		
Rollover Error (Difference in Reading for Equal Positive and Negative Voltage Near Full Scale)	$-V_{IN} \equiv +V_{IN} \approx 2V$	-	0.5	1	LSB		
Noise (Peak-to-Peak Value Not Exceeded 95% of Time), e <sub>N</sub>	V <sub>IN</sub> = 0V, Full scale = 2.000V	-	15	-	μV		
Input Leakage Current, I <sub>ILK</sub>	$V_{IN} = 0V$	-	1	10	pА		
Zero Reading Drift (Note 7)	$V_{IN} = 0V, 0^{o}C \text{ to } 70^{o}C$	-	0.5	2	μV/ <sup>o</sup> C		
Scale Factor Temperature Coefficient, T <sub>C</sub> (Notes 5 and 7)	$V_{IN}$ = +2V, 0°C to 70°C Ext. Ref. 0ppm/°C	-	2	5	ppm/ <sup>o</sup> C		
DIGITAL INPUTS	•		•				
Clock In, Run/Hold (See Figure 2)							
$_{ m V_{INH}}$		2.8	2.2	-	V		
V <sub>INL</sub>		-	1.6	0.8	V		
I <sub>INL</sub>	$V_{IN} = 0V$	-	0.02	0.1	mA		
I <sub>INH</sub>	V <sub>IN</sub> = +5V	-	0.1	10	μΑ		
DIGITAL OUTPUTS							
All Outputs, V <sub>OL</sub>	I <sub>OL</sub> = 1.6mA	-	0.25	0.40	V		
B1, B2, B4, B8, D1, D2, D3, D4, D5, V <sub>OH</sub>	I <sub>OH</sub> = -1mA	2.4	4.2	-	V		
BUSY, $\overline{\text{STROBE}}$ , OVERRANGE, UNDERRANGE, POLARITY, $V_{\mbox{OH}}$	I <sub>OH</sub> = -10μA	4.9	4.99	-	V		
SUPPLY	-						
+5V Supply Range, V+		+4	+5	+6	V		
-5V Supply Range, V-		-3	-5	-8	V		
+5V Supply Current, I+	$f_C = 0$	-	1.1	3.0	mA		
-5V Supply Current, I-	$f_C = 0$	-	0.8	3.0	mA		
Power Dissipation Capacitance, C <sub>PD</sub>	vs Clock Frequency	-	40	-	pF		
CLOCK							
Clock Frequency (Note 6)		DC	2000	1200	kHz		
	•						

#### NOTES

- 3. Tested in  $4^{1}/_{2}$  digit (20.000 count) circuit shown in Figure 3. (Clock frequency 120kHz.)
- Tested with a low dielectric absorption integrating capacitor, the 27Ω INT OUT resistor shorted, and R<sub>INT</sub> = 0. See Component Value Selection Discussion.
- The temperature range can be extended to 70°C and beyond as long as the auto-zero and reference capacitors are increased to absorb the higher leakage of the ICL7135.
- 6. This specification relates to the clock frequency range over which the ICL7135 will correctly perform its various functions See "Max Clock Frequency" section for limitations on the clock frequency range in a system.
- 7. Parameter guaranteed by design or characterization. Not production tested.



## **Detailed Description**

## **Analog Section**

Figure 3 shows the Block Diagram of the Analog Section for the ICL7135. Each measurement cycle is divided into four phases. They are (1) auto-zero (AZ), (2) signal-integrate (INT), (3) de-integrate (DE) and (4) zero-integrator (ZI).

#### **Auto-Zero Phase**

During auto-zero, three things happen. First, input high and low are disconnected from the pins and internally shorted to analog COMMON. Second, the reference capacitor is charged to the reference voltage. Third, a feedback loop is closed around the system to charge the auto-zero capacitor  $C_{AZ}$  to compensate for offset voltages in the buffer amplifier, integrator, and comparator. Since the comparator is included in the loop, the AZ accuracy is limited only by the noise of the system. In any case, the offset referred to the input is less than  $10\mu V$ .

#### **Signal Integrate Phase**

During signal integrate, the auto-zero loop is opened, the internal short is removed, and the internal input high and low are connected to the external pins. The converter then integrates the differential voltage between IN HI and IN LO for a fixed time. This differential voltage can be within a wide common mode range; within one volt of either supply. If, on the other hand, the input signal has no return with respect to the converter power supply, IN LO can be tied to analog COMMON to establish the correct common-mode voltage. At the end of this phase, the polarity of the integrated signal is latched into the polarity F/F.

## **De-Integrate Phase**

The third phase is de-integrate or reference integrate. Input low is internally connected to analog COMMON and input high is connected across the previously charged reference capacitor. Circuitry within the chip ensures that the capacitor will be connected with the correct polarity to cause the integrator output to return to zero. The time required for the output to return to zero is proportional to the input signal. Specifically the digital reading displayed is:

OUTPUT COUNT = 
$$10,000 \left( \frac{V_{IN}}{V_{REF}} \right)$$
.

#### **Zero Integrator Phase**

The final phase is zero integrator. First, input low is shorted to analog COMMON. Second, a feedback loop is closed around the system to input high to cause the integrator output to return to zero. Under normal condition, this phase lasts from 100 to 200 clock pulses, but after an overrange conversion, it is extended to 6200 clock pulses.

#### **Differential Input**

The input can accept differential voltages anywhere within the common mode range of the input amplifier; or specifically from 0.5V below the positive supply to 1V above the negative supply. In this range the system has a CMRR of 86dB typical. However, since the integrator also swings with the common mode voltage, care must be exercised to assure the integrator output does not saturate. A worst case condition would be a large positive common-mode voltage with a near full scale

negative differential input voltage. The negative input signal drives the integrator positive when most of its swing has been used up by the positive common mode voltage. For these critical applications the integrator swing can be reduced to less than the recommended 4V full scale swing with some loss of accuracy. The integrator output can swing within 0.3V of either supply without loss of linearity.

## **Analog COMMON**

Analog COMMON is used as the input low return during autozero and de-integrate. If IN LO is different from analog COMMON, a common mode voltage exists in the system and is taken care of by the excellent CMRR of the converter. However, in most applications IN LO will be set at a fixed known voltage (power supply common for instance). In this application, analog COMMON should be tied to the same point, thus removing the common mode voltage from the converter. The reference voltage is referenced to analog COMMON.

#### Reference

The reference input must be generated as a positive voltage with respect to COMMON, as shown in Figure 4.

## **Digital Section**

Figure 5 shows the Digital Section of the ICL7135. The ICL7135 includes several pins which allow it to operate conveniently in more sophisticated systems. These include:

## Run/HOLD (Pin 25)

When high (or open) the A/D will free-run with equally spaced measurement cycles every 40,002 clock pulses. If taken low, the converter will continue the full measurement cycle that it is doing and then hold this reading as long as  $R/\overline{H}$  is held low. A short positive pulse (greater than 300ns) will now initiate a new measurement cycle, beginning with between 1 and 10,001 counts of auto zero. If the pulse occurs before the full measurement cycle (40,002 counts) is completed, it will not be recognized and the converter will simply complete the measurement it is doing. An external indication that a full measurement cycle has been completed is that the first strobe pulse (see below) will occur 101 counts after the end of this cycle. Thus, if Run/HOLD is low and has been low for at least 101 counts, the converter is holding and ready to start a new measurement when pulsed high.

## STROBE (Pin 26)

This is a negative going output pulse that aids in transferring the BCD data to external latches, UARTs, or microprocessors. There are 5 negative going \$\overline{STROBE}\$ pulses that occur in the center of each of the digit drive pulses and occur once and only once for each measurement cycle starting 101 clock pulses after the end of the full measurement cycle. Digit 5 (MSD) goes high at the end of the measurement cycle and stays on for 201 counts. In the center of this digit pulse (to avoid race conditions between changing BCD and digit drives) the first \$\overline{STROBE}\$ pulse goes negative for \$^{1}/\_{2}\$ clock pulse width. Similarly, after digit 5, digit 4 goes high (for 200 clock pulses) and 100 pulses later the \$\overline{STROBE}\$ goes negative for the second time. This continues through digit 1 (LSD) when the fifth and last \$\overline{STROBE}\$ pulse is sent. The

digit drive will continue to scan (unless the previous signal was overrange) but no additional STROBE pulses will be sent until a new measurement is available.

#### BUSY (Pin 21)

BUSY goes high at the beginning of signal integrate and stays high until the first clock pulse after zero crossing (or after end of measurement in the case of an overrange). The internal latches are enabled (i.e., loaded) during the first clock pulse after busy and are latched at the end of this clock pulse. The circuit automatically reverts to auto-zero when not BUSY, so it may also be considered a  $\overline{(Zl+AZ)}$  signal. A very simple means for transmitting the data down a single wire pair from a remote location would be to AND BUSY with clock and subtract 10,001 counts from the number of pulses received - as mentioned previously there is one "NO-count" pulse in each reference integrate cycle.

#### **OVERRANGE (Pin 27)**

This pin goes positive when the input signal exceeds the range (20,000) of the converter. The output F/F is set at the end of BUSY and is reset to zero at the beginning of reference integrate in the next measurement cycle.

#### **UNDERRANGE (Pin 28)**

This pin goes positive when the reading is 9% of range or less. The output F/F is set at the end of BUSY (if the new reading is 1800 or less) and is reset at the beginning of signal integrate of the next reading.

#### **POLARITY (Pin 23)**

This pin is positive for a positive input signal. It is valid even for a zero reading. In other words, +0000 means the signal is positive but less than the least significant bit. The converter can be used as a null detector by forcing equal frequency of (+) and (-) readings. The null at this point should be less than 0.1 LSB. This output becomes valid at the beginning of reference integrate and remains correct until it is revalidated for the next measurement.


#### Digit Drives (Pins 12, 17, 18, 19 and 20)

Each digit drive is a positive going signal that lasts for 200 clock pulses. The scan sequence is D5 (MSD), D4, D3, D2, and D1

(LSD). All five digits are scanned and this scan is continuous unless an overrange occurs. Then all digit drives are blanked from the end of the strobe sequence until the beginning of Reference Integrate when D5 will start the scan again. This can give a blinking display as a visual indication of overrange.

#### BCD (Pins 13, 14, 15 and 16)

The Binary coded Decimal bits B8, B4, B2, and B1 are positive logic signals that go on simultaneously with the digit driver signal.




V+

REF HI
ICL7135

COMMON

FIGURE 4B.

FIGURE 4. USING AN EXTERNAL REFERENCE



## Component Value Selection

For optimum performance of the analog section, care must be taken in the selection of values for the integrator capacitor and resistor, auto-zero capacitor, reference voltage, and conversion rate. These values must be chosen to suit the particular application.

## **Integrating Resistor**

The integrating resistor is determined by the full scale input voltage and the output current of the buffer used to charge the integrator capacitor. Both the buffer amplifier and the integrator have a class A output stage with  $100\mu A$  of quiescent current. They can supply  $20\mu A$  of drive current with negligible non-linearity. Values of  $5\mu A$  to  $40\mu A$  give good results, with a nominal of  $20\mu A$ , and the exact value of integrating resistor may be chosen by:

$$R_{INT} \, = \, \frac{\text{full scale voltage}}{20 \mu A}$$

#### **Integrating Capacitor**

The product of integrating resistor and capacitor should be selected to give the maximum voltage swing which ensures that the tolerance built-up will not saturate the integrator swing (approx. 0.3V from either supply). For  $\pm 5 V$  supplies and analog COMMON tied to supply ground, a  $\pm 3.5 V$  to  $\pm 4 V$  full scale integrator swing is fine, and 0.47  $\mu F$  is nominal. In general, the value of  $C_{INT}$  is given by:

$$C_{INT} = \begin{pmatrix} \boxed{10,000 \times \text{clock period}} \times I_{INT} \\ \hline{\text{integrator output voltage swing}} \end{pmatrix}$$

A very important characteristic of the integrating capacitor is that it has low dielectric absorption to prevent roll-over or ratiometric errors. A good test for dielectric absorption is to use the capacitor with the input tied to the reference.

This ratiometric condition should read half scale 0.9999, and any deviation is probably due to dielectric absorption. Polypropylene capacitors give undetectable errors at reasonable cost. Polystyrene and polycarbonate capacitors may also be used in less critical applications.

## **Auto-Zero and Reference Capacitor**

The physical size of the auto-zero capacitor has an influence on the noise of the system. A larger capacitor value reduces system noise. A larger physical size increases system noise. The reference capacitor should be large enough such that stray capacitance to ground from its nodes is negligible.

The dielectric absorption of the reference cap and auto-zero cap are only important at power-on or when the circuit is recovering from an overload. Thus, smaller or cheaper caps can be used here if accurate readings are not required for the first few seconds of recovery.

#### Reference Voltage

The analog input required to generate a full scale output is  $V_{\text{IN}} = 2V_{\text{RFF}}$ .

The stability of the reference voltage is a major factor in the overall absolute accuracy of the converter. For this reason, it is recommended that a high quality reference be used where high-accuracy absolute measurements are being made.

#### **Rollover Resistor and Diode**

A small rollover error occurs in the ICL7135, but this can be easily corrected by adding a diode and resistor in series between the INTegrator OUTput and analog COMMON or ground. The value shown in the schematics is optimum for the recommended conditions, but if integrator swing or clock frequency is modified, adjustment may be needed. The diode can be any silicon diode such as 1N914. These components can be eliminated if rollover error is not important and may be altered in value to correct other (small) sources of rollover as needed.

## **Max Clock Frequency**

The maximum conversion rate of most dual-slope A/D converters is limited by the frequency response of the comparator. The comparator in this circuit follows the integrator ramp with a 3 $\mu$ s delay, and at a clock frequency of 160kHz (6 $\mu$ s period) half of the first reference integrate clock period is lost in delay. This means that the meter reading will change from 0 to 1 with a 50 $\mu$ V input, 1 to 2 with a 150 $\mu$ V input, 2 to 3 with a 250 $\mu$ V input, etc. This transition at mid-point is considered desirable by most users; however, if the clock frequency is increased appreciably above 160kHz, the instrument will flash "1" on noise peaks even when the input is shorted.

For many dedicated applications where the input signal is always of one polarily, the delay of the comparator need not be a limitation. Since the non-linearity and noise do not increase substantially with frequency, clock rates of up to ~1MHz may be used. For a fixed clock frequency, the extra count or counts caused by comparator delay will be constant and can be subtracted out digitally.

The clock frequency may be extended above 160kHz without this error, however, by using a low value resistor in series with the integrating capacitor. The effect of the resistor is to introduce a small pedestal voltage on to the integrator output at the beginning of the reference integrate phase. By careful selection of the ratio between this resistor and the integrating resistor (a few tens of ohms in the recommended circuit), the comparator delay can be compensated and the maximum clock frequency extended by approximately a factor of 3. At higher frequencies, ringing and second order breaks will cause significant non-linearities in the first few counts of the instrument. See Application Note ANO17.

The minimum clock frequency is established by leakage on the auto-zero and reference caps. With most devices, measurement cycles as long as 10s give no measurable leakage error. To achieve maximum rejection of 60Hz pickup, the signal integrate cycle should be a multiple of 60Hz. Oscillator frequencies of 300kHz, 200kHz, 150kHz, 120kHz, 100kHz, 40kHz,  $33^{1}/_{3}$ kHz, etc. should be selected. For 50Hz rejection, oscillator frequencies of 250kHz,  $166^{2}/_{3}$ kHz, 125kHz, 100kHz, etc. would be suitable. Note that 100kHz (2.5 readings/sec) will reject both 50Hz and 60Hz.

The clock used should be free from significant phase or frequency jitter. Several suitable low-cost oscillators are shown in the Typical Applications section. The multiplexed output means that if the display takes significant current from the logic supply, the clock should have good PSRR.

## **Zero-Crossing Flip-Flop**

The flip-flop interrogates the data once every clock pulse after the transients of the previous clock pulse and half-clock pulse have died down. False zero-crossings caused by clock pulses are not recognized. Of course, the flip-flop delays the true zero-crossing by up to one count in every instance, and if a correction were not made, the display would always be one count too high. Therefore, the counter is disabled for one clock pulse at the beginning of phase 3. This one-count delay compensates for the delay of the zero-crossing flip-flop, and allows the correct number to be latched into the display. Similarly, a one-count delay at the beginning of phase 1 gives an overload display of 0000 instead of 0001. No delay occurs during phase 2, so that true ratiometric readings result.




FIGURE 6. TIMING DIAGRAM FOR OUTPUTS

## **Evaluating The Error Sources**

Errors from the "ideal" cycle are caused by:

- 1. Capacitor droop due to leakage.
- 2. Capacitor voltage change due to charge "suck-out" (the reverse of charge injection) when the switches turn off.
- 3. Non-linearity of buffer and integrator.
- 4. High-frequency limitations of buffer, integrator, and comparator.
- 5. Integrating capacitor non-linearity (dielectric absorption).
- 6. Charge lost by C<sub>REF</sub> in charging C<sub>STRAY</sub>.
- 7. Charge lost by CAZ and CINT to charge CSTRAY.

Each error is analyzed for its error contribution to the converter in application notes listed on the back page, specifically Application Note AN017 and Application Note AN032.

#### Noise

The peak-to-peak noise around zero is approximately  $15\mu V$  (peak-to-peak value not exceeded 95% of the time). Near full scale, this value increases to approximately  $30\mu V$ . Much of the noise originates in the auto-zero loop, and is proportional to the ratio of the input signal to the reference.

## Analog And Digital Grounds

Extreme care must be taken to avoid ground loops in the layout of ICL7135 circuits, especially in high-sensitivity circuits. It is most important that return currents from digital loads are not fed into the analog ground line.

# Power Supplies

The ICL7135 is designed to work from  $\pm 5V$  supplies. However, in selected applications no negative supply is required. The conditions to use a single  $\pm 5V$  supply are:

- The input signal can be referenced to the center of the common mode range of the converter.
- 2. The signal is less than ±1.5V.

See "differential input" for a discussion of the effects this will have on the integrator swing without loss of linearity.

# **Typical Applications**

The circuits which follow show some of the wide variety of possibilities and serve to illustrate the exceptional versatility of this A/D converter.

Figure 7 shows the complete circuit for a  $4^{1}/_{2}$  digit (±2.000V) full scale) A/D with LED readout using the ICL8069 as a 1.2V temperature compensated voltage reference. It uses the band-gap principal to achieve excellent stability and low noise at reverse currents down to  $50\mu A$ . The circuit also shows a typical R-C input filter. Depending on the application, the time-constant of this filter can be made faster, slower, or the filter deleted completely. The  $^{1}/_{2}$  digit LED is

driven from the 7 segment decoder, with a zero reading blanked by connecting a D5 signal to RBI input of the decoder. The 2-gate clock circuit should use CMOS gates to maintain good power supply rejection.

A suitable circuit for driving a plasma-type display is shown in Figure 8. The high voltage anode driver buffer is made by Dionics. The 3 AND gates and caps driving "Bl" are needed for interdigit blanking of multiple-digit display elements, and can be omitted if not needed. The  $2.5 k\Omega$  and  $3 k\Omega$  resistors set the current levels in the display. A similar arrangement can be used with Nixie  $^{(\!R\!)}$  tubes.

The popular LCD displays can be interfaced to the outputs of the ICL7135 with suitable display drivers, such as the ICM7211A as shown in Figure 9. A standard CMOS 4030 QUAD XOR gate is used for displaying the  $^{1}/_{2}$  digit, the polarity, and an "overrange" flag. A similar circuit can be used with the ICL7212A LED driver and the ICM7235A vacuum fluorescent driver with appropriate arrangements made for the "extra" outputs. Of course, another full driver circuit could be ganged to the one shown if required. This would be useful if additional annunciators were needed. The Figure shows the complete circuit for a  $4^{1}/_{2}$  digit ( $\pm 2.000V$ ) A/D.

Figure 10 shows a more complicated circuit for driving LCD displays. Here the data is latched into the ICM7211 by the STROBE signal and "Overrange" is indicated by blanking the 4 full digits.

A problem sometimes encountered with both LED and plasma-type display driving is that of clock source supply line variations. Since the supply is shared with the display, any variation in voltage due to the display reading may cause clock supply voltage modulation. When in overrange the display alternates between a blank display and the 0000 overrange indication. This shift occurs during the reference integrate phase of conversion causing a low display reading just after overrange recovery. Both of the above circuits have considerable current flowing in the digital supply from drivers, etc. A clock source using an LM311 voltage comparator with positive feedback (Figure 11) could minimize any clock frequency shift problem.

The ICL7135 is designed to work from ±5V supplies. However, if a negative supply is not available, it can be generated with an ICL7660 and two capacitors (Figure 12).

# Interfacing with UARTs and Microprocessors

Figure 13 shows a very simple interface between a free-running ICL7135 and a UART. The five \$\overline{STROBE}\$ pulses start the transmission of the five data words. The digit 5 word is 0000XXXX, digit 4 is 1000XXXX, digit 3 is 0100XXXX, etc. Also the polarity is transmitted indirectly by using it to drive the Even Parity Enable Pin (EPE). If EPE of the receiver is held low, a parity flag at the receiver can be decoded as a positive signal, no flag as negative. A complex arrangement is shown in Figure 14. Here the UART can instruct the A/D to begin a measurement sequence by a word on RRI. The BUSY signal resets the Data Ready Reset (DRR). Again \$\overline{STROBE}\$ starts the transmit sequence. A quad 2 input


multiplexer is used to superimpose polarity, over-range, and under-range onto the D5 word since in this instance it is known that B2 = B4 = B8 = 0.

For correct operation it is important that the UART clock be fast enough that each word is transmitted before the next STROBE pulse arrives. Parity is locked into the UART at load time but does not change in this connection during an output stream.

Circuits to interface the ICL7135 directly with three popular microprocessors are shown in Figure 15 and Figure 16. The 8080/8048 and the MC6800 groups with 8-bit buses need to have polarity, over-range and under-range multiplexed onto the Digit 5 Sword - as in the UART circuit. In each case the microprocessor can instruct the A/D when to begin a measurement and when to hold this measurement.


## **Application Notes**

NOTE#	DESCRIPTION	AnswerFAX DOC. #	
AN016	"Selecting A/D Converters"	9016	
AN017	"The Integrating A/D Converter"	9017	
AN018	"Do's and Don'ts of Applying A/D Converters"	9018	
AN023	"Low Cost Digital Panel Meter Designs"	9023	
AN028	"Building an Auto-Ranging DMM Using the 8052A/7103A A/D Converter Pair"	9028	
AN030	"The ICL7104 - A Binary Output A/D Converter for Microprocessors"	9030	
AN032	"Understanding the Auto-Zero and Common Mode Performance of the ICL7136/7/9 Family"	9032	



1. For finer resolution on scale factor adjust, use a 10 turn pot or a small pot in series with a fixed resistor.

FIGURE 7. 4<sup>1</sup>/<sub>2</sub> DIGIT A/D CONVERTER WITH A MULTIPLEXED COMMON ANODE LED DISPLAY







FIGURE 10. DRIVING LCD DISPLAYS







FIGURE 11. LM311 CLOCK SOURCE

FIGURE 12. GENERATING A NEGATIVE SUPPLY FROM +5V



# **Design Information Summary Sheet**

#### CLOCK INPUT

The ICL7135 does not have an internal oscillator. It requires an external clock.  $f_{\mbox{CLOCK}}\left(\mbox{Typ}\right) = 120\mbox{kHz}$ 

#### CLOCK PERIOD

tclock = 1/fclock

## • INTEGRATION PERIOD

 $t_{INT} = 10,000 \times t_{CLOCK}$ 

## • 60/50Hz REJECTION CRITERION

 $t_{INT}/t_{60Hz}$  or  $t_{INT}/t_{50Hz}$  = Integer

### • OPTIMUM INTEGRATION CURRENT

 $I_{INT} = 20\mu A$ 

## • FULL-SCALE ANALOG INPUT VOLTAGE

 $V_{INFS}$  (Typ) = 200mV or 2V

## • INTEGRATE RESISTOR

$$R_{INT} = \frac{V_{INFS}}{I_{INT}}$$

#### • INTEGRATE CAPACITOR

$$C_{INT} = \frac{(t_{INT})(I_{INT})}{V_{INT}}$$

## • INTEGRATOR OUTPUT VOLTAGE SWING

$$V_{INT} = \frac{(t_{INT})(I_{INT})}{C_{INT}}$$

## • V<sub>INT</sub> MAXIMUM SWING:

$$(V- + 0.5) < V_{INT} < (V+ - 0.5V)$$
  
 $V_{INT}$  Typically = 2.7V

#### DISPLAY COUNT

$$COUNT = 10,000 \times \frac{V_{IN}}{V_{RFF}}$$

## • CONVERSION CYCLE

$$t_{CYC} = t_{CL0CK} \times 40002$$
  
when  $f_{CL0CK} = 120kHz$ ,  $t_{CYC} = 333ms$ 

#### COMMON MODE INPUT VOLTAGE

$$(V- + 1V) < V_{IN} < (V+ - 0.5V)$$

## • AUTO-ZERO CAPACITOR

$$0.01\mu F < C_{AZ} < 1\mu F$$

#### • REFERENCE CAPACITOR

$$0.1 \mu F < C_{REF} < 1 \mu F$$

## • POWER SUPPLY: DUAL $\pm 5V$


V+ = +5V to GND V- = -5V to GND

#### OUTPUT TYPE

## 4 BCD Nibbles with Polarity and Overrange Bits

There is no internal reference available on the ICL7135. An external reference is required due to the ICL7135's  $4^1/_2$  digit resolution.

# Typical Integrator Amplifier Output Waveform (INT Pin)



TOTAL CONVERSION TIME = 40002 x t<sub>CLOCK</sub>

## Die Characteristics

**DIE DIMENSIONS:** 

PASSIVATION:

(120 mils x 130 mils) x 525 $\mu$ m  $\pm$ 25 $\mu$ m

Type: Nitride/Silox Sandwich
Thickness: 8k Nitride over 7k Silox


#### **METALLIZATION:**

Type: Al

Thickness: 10kÅ ±1kÅ

# Metallization Mask Layout

ICL7135



All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com